INTRODUCTION
The development of digital integrated circuits with short design cycles requires accurate and fast timing simulation. Unfortunately, simulators such as SPICE are excessively slow for large designs. The need for analytical methods which can produce accurate results at short times is obvious and extended research has been conducted, especially for the modelling of the CMOS inverter [1] , [2] , [3] . More complicated gates such as NAND/NOR structures are difficult to model, mainly because of the multinodal circuitry and multiple inputs of the transistor chain.
Conventionally, the transistor chain is modelled by a single transistor with reduced transconductance according to the number of the transistors in the chain. Several attempts have also been made in order to model the transistor chain trying to exploit the fact that all transistors in the chain except for the top one, operate always in linear mode [4] - [8] . All previous works used simplifying assumptions for the operation of the chain, such as step inputs, resistive behaviour, long channel models and negligible body effect, thus resulting in insufficient accuracy. However, it is often advantageous to model the transistor chain by a single equivalent transistor, since this model can be easily applied in the analysis of more complex gates. In addition, since modelling of parallel transistors can be performed with good accuracy as in [9] , the well defined modelling analysis of the inverter can be used.
Nabavi-Lishi and Rumin [10] presented a semi-empirical method for collapsing a transistor chain to a single equivalent transistor following the conventional (n+1)-times transconductance reduction for an (n+1) transistor chain, resulting in limited accuracy.
In [9] and [10] a way of collapsing multiple inputs to a single one is described, but the extracted waveform leads to large errors, especially when transition times and starting points of some signals differ significantly. Some of the secondary effects which are present in the operation of the transistor chain have been mentioned in [11] , [12] , where a chain collapsing technique based on a nonlinear macromodel is proposed, but it extracts parameters from dc analyses and applies them on transient phenomena. Moreover, a simplified theoretical analysis is used for the validation of the proposed effective transconductance model.
In this paper the width of the single equivalent transistor is calculated taking into account the mode of operation of the transistors in the chain. Moreover, the time at which the chain starts conducting is obtained overcoming a main source of errors in all existing modelling techniques. Finally, an input mapping algorithm is presented which leads to a single input signal which effectively replaces all inputs of the chain.
TRANSISTOR CHAIN OPERATION
Let us consider the discharging of an output load by the nMOS transistor chain shown in Fig. 1a . The case of a PMOS charging chain is symmetrical. A common rising input ramp is applied to all transistor gates:
where ô is the input rise time.
The a-power model proposed in [3] which takes into account the carrier velocity saturation effect of short channel devices, is used for the transistor currents : 
where V D-SAT is the drain saturation voltage, k l , k s are transconductance parameters which depend on the width to length ratio of a transistor (e.g.
, a is the velocity saturation index and V TN is the threshold voltage which is expressed by its first order Taylor series approximation around V SB =1V with very good accuracy as :
The above model is much more accurate than Shockley's square law conventional model for short-channel devices, since their actual drain current in the saturation region does not show square law dependence on gate-to-source voltage and the drain saturation voltage is shifted compared to that predicted by Shockley's model. Both discrepancies originate from the velocity saturation effect which is captured by the introduced velocity saturation index á (á<2).
During the evolution of the load discharging, the topmost transistor in the chain (M n+ ) operates initially in saturation and then enters the linear region when its
All other transistors in the chain operate in linear region without ever leaving this region [5] . For the time interval during which the topmost transistor is in saturation and the input is rising, its current and consequently the voltages at the internal nodes are increasing. When the input reaches V DD and until the topmost transistor exits saturation, its current and therefore the internal node voltages remain constant. Thus, the parasitic currents are eliminated and the same current flows through all transistors in the chain. This time period which is known as the "plateau" state [4] , is apparent for fast inputs (Fig. 2 ). An input is considered fast (slow) when the top transistor exits saturation after (before) the input reaches V DD .
In order to calculate the plateau voltage the nonsaturated devices are replaced by an equivalent transistor ( M b AG ) whose width is approximated by :
The two-transistor equivalent circuit is shown in Fig. 1b 
The value of the plateau voltage is obtained with very good accuracy, using a second order Taylor series approximation for the left-hand side of the equation around V p =1V.
In the following analysis the source voltage of the top transistor in the chain, V M , is considered linear for the interval between time t , where the chain starts conducting and time ô (fast inputs) or time t (slow inputs) where the top transistor exits saturation.
This observation is based on SPICE simulations and leads to highly accurate results. found that if in a chain which receives a slow input the output load is increased, the slope of V M remains almost the same (Fig. 3) . Therefore, considering a sufficiently larger load capacitance, the input would become fast, V p would occur at time t=ô and would be calculated as previously by eq. (5). Since the slope remains unchanged, the calculated slope is valid for the initial load as well. The independence of V p on the load capacitance which is required in order for the previous proposition to be valid, is obvious from eq. (5).
EFFECTIVE WIDTH OF THE EQUIVALENT TRANSISTOR
In the following analysis all internal nodes of the chain are considered to be discharged at time t=0. In case some of the internal nodes are initially charged, the output waveform should be appropriately shifted, since the trapped charges in the internal nodes cause an additional delay in the output response [4] .
It is obvious that a single equivalent transistor will have the same output response with the complete chain, if it successfully manages to reproduce the combined behaviour of the nonsaturated devices with the dual operation of the top transistor, in saturation and the linear region. For the time interval where the top transistor in the chain is saturated, the current through that transistor is the bottleneck for the current that is flowing through the chain [5] . Therefore, in order to obtain the width (W eq ) of the single equivalent transistor (M eq ) the currents through transistor M n+ of the complete chain and transistor M eq should be set equal :
eq in TO a n eq
The above 
resulting in W W n eq = + 1 . This value of W eq , which will be referred to as W lin , in contrast to W sat , is constant throughout this region of operation.
As it is observed from SPICE simulations, the drain-to-source voltage of a transistor as we move further up in the chain increases almost linearly. That is because in order for the currents of the transistors in the chain to be equal, the reduction in V GS and the increase in V TN of a transistor closer to the output is compensated by an increase in its V DS . However, this increment factor is very close to unity so that the previously used
proves to be simple and very efficient.
Since the transistor width for each operating condition is known, the chain can be modelled by a single equivalent transistor ( However, since the aim was to provide an equivalent width that would match the existing inverter models, the above two width values should be efficiently merged into one. This can be accomplished by calculating the fraction of charge (Q sat ) that is discharged to ground during the time in which the top transistor in the chain operates in saturation over the total charge ( Q C V total L DD = ) that is stored initially in the output load and has to be discharged. The current through transistor M n+ can be integrated from time t to time t in order to obtain the charge Q sat :
A saturation coefficient c sat can now be calculated as :
Consequently, the corresponding coefficient when all transistors operate in linear mode, is equal to c lin =1-c sat .
Since the calculated coefficients act as the "weight" of each mode of operation on the overall output voltage temporal evolution, the width of the single equivalent transistor can be calculated as :
The time point when the chain starts conducting (t 1 ) is crucial and in order to obtain accurate results, it should be taken into account. The output waveform of the complete chain is compared to that of the proposed equivalent transistor and the conventional approach with and without calculation of the starting point t 1 and is shown in Fig. 6 for two different transistor chains. In Fig. 7 the error (%) of the three approaches at half-V DD point of the output waveform of the complete chain is presented. The superiority of the proposed method is obvious.
It should be mentioned that when the transistor chain has a parasitic behaviour in the gate operation, e.g. in case of charging the output of a NAND gate, all transistors operate for most of the time in the linear region and a reasonable model for the chain is an equivalent transistor with width W W n eq = +1
. However, the coupling capacitance between inputs and the internal nodes of the chain has a non negligible effect on the output response. Adding between the input terminal of the equivalent transistor and its drain node the lumped capacitance of all gate-to-drain and gate-to-source capacitances in the chain, as it is calculated using the Elmore delay formula, increases the accuracy significantly.
SINGLE EFFECTIVE INPUT EXTRACTION
Definitions: n+1 input ramps which are applied to the n+1 transistors of a chain and have the same transition time and starting time, will be referred to as normalized inputs and the single equivalent one as normalized input. Additionally, every set of input ramps (less than n+1) which have the same transition time and the same starting point, will be referred to as equal ramps.
The proposed algorithm aims to the extraction of n+1 normalized input ramps for each possible input pattern consisting of ramps and dc voltages, so that when the normalized inputs are applied, the chain will have the same output response with that of the actual inputs. Before the proposed algorithm can be applied, the "weight" of each transistor in the chain has to be calculated, i.e. a coefficient which corresponds to the position of each input (or combination of inputs). Equal ramps are applied to the gates of the transistors for which the weight coefficients are to be calculated and all other inputs are set to V DD . For each case of input patterns, a coefficient is derived with whom the transition time of the applied ramp must be multiplied so that when the resulted ramp is applied to all transistors, the evolution of the output will be the same.
These coefficients have been found to be almost independent of the transistor width and the input transition time and the extracted coefficients for a 4-transistor chain are presented in Table I . It should be mentioned that non-simultaneous inputs might create a conducting path from the output to some internal nodes. The effect of the introduced charges on the output evolution is incorporated in the calculation of the weight coefficients.
The next three steps of the mapping algorithm should be applied for every possible input pattern :
Step 1. Inputs which efficiently act and should be treated as V DD voltages have to be identified. In order to achieve this, every input ramp which at time t=t m has a value larger than 2 3 V DD should be considered V DD for the following steps. Time t m occurs when the last ending input ramp reaches V DD /2. In case two or more inputs end at the same time, t m is measured on the one that starts last.
Step 2. The m ramp inputs that remain from step 1 have to be transformed to equal ramps. The starting point of these equal ramps (t 0 ) is taken as t 0 =max(t 1, t 2 , ..., t n+ )
where t 1, t 2 , ..., t n+ are the starting point of all input ramps in the chain. In order to take into account the slope and the time during which an input is in transition after time t 0 , the transition time (T eq ) of the equal ramps is taken as : where V i [t 0 ] is the voltage that each input ramp has reached at the initial time and t e E is the time point at which each of the m input ramps reaches V DD .
Step 3. The input pattern which is now applied to the chain, consists of equal ramp inputs and V DD inputs. These can be mapped to normalized inputs using the weight coefficients which correspond to the positions of the switching transistors in the chain.
Thus, the transition time of the resulted normalized inputs which are applied to the chain at time t=t 0 is :
The same ramp (normalized input) is finally applied to the single equivalent transistor.
In Fig. 8, a comparison of the output responses of a five transistor chain to the actual and normalized input patterns is presented, which shows the accuracy of the proposed algorithm.
CONCLUSION
A very efficient method for collapsing a transistor chain to a single equivalent transistor has been introduced. The width of the equivalent transistor is calculated taking into account the operating conditions of the structure. Parameters such as the time when the chain starts conducting, short channel current expressions, ramp inputs and the influence of body effect have been incorporated in the model. In addition, an efficient and accurate algorithm has been proposed in order to extract a single equivalent input from every possible input pattern to a chain.
APPENDIX A
Since each transistor in the chain has a different source and threshold voltage, the time at which the condition V V GS TN − = 0 for each one is satisfied and the transistor starts conducting is also different. Coupling capacitance between the transistor gates and the drain/source nodes forces each internal node voltage to follow the input ramp until all transistors below that node start conducting. From this point on, the node voltage is also subject to another opposite trend due to the current flowing to ground and tends to pull the node voltage down. In order to obtain time t , when the chain starts conducting, it is assumed that these two trends are counterbalanced (Fig. 9) , thus leading in a constant node voltage until time t .
The waveform of the node voltages until the transistors below the i-th node start conducting at time t s i can be found by equating the current through the coupling capacitance I C M i     with the charging current of the parasitic node capacitance I C i :
where C M i is calculated as the sum of the gate-to-source and gate-to-drain overlap capacitances of the upper and lower transistors respectively and C E is calculated as a function of "base" area and "sidewall" periphery of the node junction according to [13] .
The time at which the i-th transistor starts conducting can be calculated recursively by solving :
which leads to :
where i corresponds to the position of the transistor in the chain ( t s 0 = ). The time at which the chain turns on is calculated using the above expression, as t t s n = + . A comparison between the calculated time point t with the actual one is presented in Fig. 10 .
APPENDIX B
In order to obtain the time point (t 2 ) at which the top transistor in the chain exits saturation, the output voltage expression has to be found by solving the following differential equation at the output node :
For slow inputs the solution is :
where V m m t
For fast inputs :
where C [2] is found by setting
Time t 2 is calculated by equating the drain saturation voltage with the actual drain-to-source voltage of transistor M n+ :
In order to solve eq. (19) for the case of slow inputs, a first order Taylor series approximation should be used for the term 
